The trend in both the computing and electronic industries is to reduce the size of the electronic components while increasing both their performance and capability. Innovative thermal management schemes are needed in order to reduce the impact of the thermal loads. Most of the current electronic components are packaged in a plastic or ceramic container to provide chip and electrical lead protection. Both of these packaging materials have low thermal conductivity, making heat removal from the chip difficult. Thus, heat transfer through the off-chip metal interconnects offers an additional heat removal path. Ball grid array (BGA) interconnects provide an efficient means to connecting packaged high performance chips to printed circuit boards (PCB). As area array bump density increases, reducing Joule heating and electromigration will play an important role in chip and interconnect reliability. Among the many types of interconnects, solder balls offer an efficient means of connecting a chip or package to a PCB. Direct cooling of the solder balls is a new approach to removing heat from packaged chips. Jet impingement presents a unique solution for cooling the solder balls. Thermal and computational fluid dynamic (CFD) modeling of a plastic ball grid array (PBGA) package has demonstrated a significant decrease in temperature across the chip, package, and solder balls, when using jet impingement cooling. 
Introduction
Future generation high power electronic architectures will contain multiple high power components for which conventional air cooled heat sinks will be ineffective. An example is the system-on-a-package (SOP) technology, which will combine the latest RF, optical, and digital functionalities on a single substrate to create a fast and effective means for computing and communications. Electronic components such as RF power amplifiers, field-programmable gate arrays (FPGA), and microprocessors may collectively dissipate over 100 W of power in such applications in the next few years.
Today, wire bonding is the dominant method for attaching electronic chips to PCBs because it provides a flexible, reliable, and robust connection. Key drawbacks of wire bonding include input/outputs (I/Os) limited to the perimeter of the chip, long lead lengths, and limited heat removal paths [Adams et al, 1] . As chips require more input/output (I/O) connections, the wire diameter decreases, which reduces the electrical reliability of the lead. This interconnect method will probably not be sufficient for future high power electronic architectures.
An innovative attachment technology in the microprocessors and packaged integrated circuits industry has emerged called flip chip [Adams et al, 1] . Flip chip involves connecting a bare silicon die to a PCB directly using solder joint and underfill material. Since the chip is bare, a thermal management scheme can be implemented easily to reject the chip level heating. A solder joint can take on many shapes, but the most common is the ball. The solder ball interconnect significantly reduces the lead length, which decreases the electrical resistance compared to a wire bond. Also, the I/Os can be placed across the entire face of the chip, which opens the door for development of significantly more complicated chip architectures. The underfill reduces the coefficient of thermal expansion (CTE) mismatch, however it is usually a poor thermal conductor. Flip chip technology has several reliability concerns. First, as the solder ball size decreases with the increase of I/Os; CTE mismatch, electromigration, and thermomigration will become a significant problem. Second, the electronic chip is exposed directly to the environment, which limits its applications.
Most chips are packaged in a ceramic or plastic containers to address some of the reliability issues present in both wire bonding and flip chip technologies. Both of these packaging materials have low thermal conductivity making heat removal from the chip difficult. While adding a copper heat spreader to the top surface of the package can reduce the thermal loads, the metal electrical leads and thermal vias in direct contact with the chip offer an additional heat removal path.
BGA interconnects provide an efficient means to connecting packaged high performance chips to PCBs. As the area array solder ball density increases, Joule heating will play an important role in chip and interconnect reliability. Joule heating, in addition to chip level heating can significantly reduce the clock speed and I/O rates, while increasing noise and leakage power [Campbell et al, 4] . Also, as solder balls decrease in size, reliability issues such as coefficient of thermal expansion (CTE) mismatch, thermomigration, and electromigration become more of a problem as seen with flip chip technology. Ye et al [7] have shown that current stressing caused by electromigration significantly contributes to Joule heating in solder balls. Numerous studies on incorporating thermal management in or on the back of PCBs have been done. These indirect heat dissipation techniques require thermal vias and embedded heat spreaders, which can significantly increase the complexity of the PCB.
Direct cooling of the solder balls is a new approach to removing heat from packaged high heat dissipating chips. This technique could be used in conjunction with top surface mounted thermal management devices to maximize heat removal. The solder balls leave a small gap between the packaged chip and PCB, which can be utilized for incorporating a thermal management scheme.
Since space is very limited, fans and conventional heat sinks are not practical solutions. Jet impingement presents a unique solution for cooling solder balls. Cambell et al [3] have shown that micro jets can effectively cool the top surface of laptop computer processors, while requiring very little space. They can also be used to cool the solder balls and bottom of the chip.
Background
Current flowing through the solder balls causes Joule heating. The equation used to obtain the rate of heat generated is given by
where I is the current flowing through the solder ball and R is the electrical resistance. As the solder ball's volume decreases, the resistance increases, which leads to a considerable raise in heat generation rate. This can lead to coefficient of thermal expansion (CTE) mismatch and thermomigration, causing complete dislocation of the solder ball from either the bond pad on the PCB or the metal layer of the packaged chip, which would result in an electrical failure. Thermomigration is present when large thermal gradients exist in the solder ball interconnects. These gradients cause the atoms to move from a hot area to a cooler area, which creates micro cracks and voids [Ye et al, 7] . These voids can reduce both the mechanical and electrical reliability of the ball.
Electromigration is caused when large current densities produce a mechanical force on the atoms, which causes them to move in the direction of the current [Ye et al, 7] . Large current densities can occur when the solder ball is very small or when there are large voids in it, resulting in bottlenecks to the current. Little is known on how to eliminate this effect. Possibly reducing the Joule heating in the solder balls can reduce the reliability concern of electromigration.
Electromigration, thermomigration, and CTE mismatch are not modeled in extensive detail in the literature, due to the complexity of these phenomena. An estimation of the Joule heating caused by these factors will be addressed within the model. If heat generated throughout the package and solder balls can be reduced with direct cooling of the solder balls then the impact of these reliability issues will be less. It may reduce the thermal expansion of the solder ball, which may reduce the propagation and growth of voids and micro cracks. If fewer cracks and voids are created then current densities will be less of a problem.
Packaged chips can be cooled using several methods. Kromann et al. [6] discusses two solutions for dissipating chip level heating. The first is to attach a heat sink or spreader to the top surface of the package and blow air across it. The second is changing the package casing to a more thermally conductive material. While this may address chip level heating, it does not aid in rejecting the Joule heating created in the solder balls.
Jet impingement offers a unique cooling strategy for rejecting heat in the solder ball interconnects because both air and liquid can be used as the heat transfer medium. Air is convenient to implement because it involves less components and assembly when compared to a liquid. Liquid cooling may be necessary to handle future high power electronics. Air is used in the modeling described below for both its simplicity in modeling and also for experimentation.
Initial Modeling
A steady state model was developed in ANSYS to simulate the Joule and chip level heating of a flip chip type Xilinx FPGA chip with out underfill. An FPGA is a logic chip that can be programmed to function as a variety of IC and microprocessor chips. They aid in PCB prototyping because of their versatility. These chips come in a variety of electronic packages ranging from flip chip to PBGAs. The flip chip style was modeled initially because of its simplicity and also to serve as a proof of concept for the effectiveness of air jet impingement cooling.
The FPGA is 15x15x0.7 mm in size with an area array of 256 solder balls mounted on a 60x60x0.7 mm PCB. Only a quarter of the chip and PCB are modeled due to symmetry. The PCB is assumed to have an orthotropic thermal conductivity on account of its 4 copper and 3 FR4 epoxy layers. The chip is assumed to be a bare silicon die and the solder balls are assumed to be 63Sn/37Pb, both of which have an isotropic thermal conductivity. All the material properties were assumed constant with the exception of silicon as the temperature increased.
Chip level heat generation was based on the FPGA operating at its full capacity. The Joule heating generated in the solder balls was found using equation 1. The resistance of the solder balls was based on their electrical resistively and geometry. The maximum allowable current of 300 mA was assumed for this particular FPGA. The properties and heat generation used for the model are displayed in Table 1 . Chip level heat generation was based on the FPGA operating at its full capacity. The Joule heating generated in the solder balls was found using equation 1. The resistance of the solder balls was based on their electrical resistively and geometry. The maximum allowable current of 300 mA was assumed for this particular FPGA. The properties and heat generation used for the model are displayed in Table 1 .
First, a baseline model was created with no thermal management. The top surface and two sides of the chip were assumed to be cooled by a fan and were given an h of 30 W/m 2 K. The top, back, and two sides of the PCB were given an h of 15 W/m 2 K. The solder balls and under side of the chip were assumed to be cooled by natural convection and were given an h of 3 W/m 2 K. The sides of symmetry were given an adiabatic boundary condition. The air around the FPGA and PCB was assumed to be 298 K. All of these boundary conditions were assumed to stay constant with an increase in temperature.
The solder balls toward the center of the chip had a temperature of 436 K, which was the maximum computed. This is expected due to less surface area for natural convection. The remaining solder balls on the periphery ranged from 422 K to 432 K. The bare silicon chip was also very hot with a range of temperatures from 428 K to 436 K. The heat did not transfer as easily through the PCB so the temperature gradient was larger ranging from 363 K to 428K. Figure 1 shows the temperature profile across the chip and solder balls without thermal management. The air velocity was estimated by finding the velocity through one jet with a diameter of 0.333 mm based on a pressure vessel containing a constant pressure of 15.9 kPa. The equation used to find the Mach number and then ultimately the velocity is given by ( )
where Po is the pressure in the vessel, P is the atmospheric pressure, and γ is the specific heat ratio of air. The calculated velocity is 160.2 m/s. This velocity was divided by 256, which was the amount of jets in the PCB being modeled. The resulting velocity was 0.6 m/s, which was used to calculate the h for the solder balls and bottom of chip. A computational fluid dynamics (CFD) model using Fluent produced a jet velocity of 161 m/s for a single hole based on the same conditions used in the analytical calculation. Both the CFD and analytical results were very similar, which validated the accuracy of the air velocity. These rough estimates were used in this model to serve as a proof of concept on the effect of using direct cooling of the solder balls
The solder balls toward the center of the chip had the highest temperatures, which were around 410 K. This is 26 K less in temperature compared to the natural convection model, which would greatly increase the reliability of this chip. Once again the PCB had the greatest temperature gradient ranging from 350 K to 390 K. The temperature distribution of the bottom of the chip and solder balls is similar to that illustrated in figure 1 with the exception of the temperature magnitudes. The overall temperature profile was reduced significantly when thermal management was implemented on the solder balls and bottom of chip. Figures 2 illustrates the temperature profile across the PCB with jet impingement cooling. The modeling results clearly show a significant decrease in temperature over the entire computational domain. These temperatures are still higher than acceptable in most applications, but illustrate the significance of cooling the solder balls. Using a conventional heat sink or spreader on the top surface of the chip in conjunction with jet impingement on the solder balls and underside of the chip can greatly reduce the chip and solder ball temperatures.
The initial modeling shows how effective jet impingement is on bare silicon chips, however, most chips are packaged. These packages usually are made of insulating material, which limits heat removal from chip. The solder balls are directly connected to the chip through metal paths, which can be used for heat transfer. A more detailed model is necessary to access the efficiency of using jet impingement on packaged chips.
PBGA Modeling
ICs, microprocessors, FPGAs, and a multitude of other types of electronic chips are packaged in many materials and geometries. A variety of packages are centered on the idea of wire bonding and only use metallic pins on the periphery of the device to connect with a PCB. Some packages are also designed to mimic the flip chip method. BGAs contain an array of solder balls either on the perimeter or across the entire surface of the package and are used to connect with the PCB. Inside the package the chips are either wire bonded or flip chipped to leads that carry the I/O to the outer interconnects. Electronic chip packages often incorporate thermal spreaders and vias to spread the heat produced by the chip. The thermal spreaders transfer the heat to the top surface of the package so that it can be removed through another spreader to the flowing air. Thermal vias transfer heat to the package's interconnects which is then removed by a thermal spreader embedded into the PCB. Vias can also be used to transfer the heat to the outside layers of the package. The package level thermal vias reject heat from the chip, but are not as effective for the interconnects. A model that incorporates these intricate details of the electronic package is necessary in order to see how heat moves through packages.
A commonly used package to house high performance chips is the plastic ball grid array (PBGA). The encased chip is wire bonded to a laminate substrate, which contains all of the electrical leads and thermal vias that connect to solder balls on the bottom of the package. The laminate substrate is basically a small PCB, which is made up of several copper layers and electrically insulating material. The plastic molding encapsulates the chip to hold the chip and wire bonds in place. Figure 3 shows the layout of a typical PBGA [Amkor,2]. The FPGA chip, which will be used in the experiment for validating the model is packaged in a PBGA. The package dimensions are 17x17x1.16 mm. The PBGA model did not include the solder mask layer and bonding wire. These components were excluded because they do not conduct a significant amount of heat away from the chip. The mold compound, silicon chip, chip-attach material, laminate substrate, thermal vias, and solder balls were included in the model. The package is connected through 256 63Sn/37Pb solder balls to a PCB. Table 2 lists the properties used in the PBGA model. Refer to table 1 for a list of properties of the silicon chip, PCB, and solder ball materials. Only 1/8 th of the package and PCB was modeled due to symmetry and also to reduce computational time. Figure 4 illustrates the simplified modeled PBGA. Chip Attach Material 2 ---------3500 Table 2 : A list of the material properties used in the PBGA model.
ANSYS and Fluent were used to model both the thermal and fluid dynamics aspects of the system described above. Fluent was used to model the air path from the outlet of the compressor to the bottom side of the PBGA package. Sixtyfour jets were assumed incorporated into the PCB. The inner dimensions of the pressure chamber, mounted on the backside of the PCB, were 17x17x10 mm. The tube connecting the pressure chamber and compressor had a length of 40 mm and a diameter of 15 mm. The jets were 0.6 mm in height and 0.5 mm in diameter. The distance between the PBGA package and the PCB was set at 0.6 mm. The air velocity and heat transfer coefficients found using Fluent were used as boundary conditions in ANSYS. ANSYS was used to model the conductive heat transfer through the PBGA package.
Two conduction models were created of the PBGA package illustrated in figure 4 . The first was a baseline model using only ANSYS, which consisted of estimated boundary conditions based on natural convection between the chip and PCB and forced convection on the top surface of the PBGA. The second model involves Fluent for calculating the fluid velocity and h when jet impingement cooling was implemented. These boundary conditions from Fluent were compared with analytical predictions. Once the heat transfer boundary conditions were found in Fluent they were applied to the conduction model of the PBGA in ANSYS. 
Baseline PBGA Model
Both the solder balls and chip were given volumetric heat loads to simulate the Joule and chip level heating respectively. A volumetric heat load of 11,593 W/m 3 was specified for the solder balls and 2.7x10 7 W/m 3 was specified for the chip. These heat loads are based on power depicted in table 1 and the volume of the solder balls and chip. The top of both the mold compound and laminate substrate were given an h of 30 W/m 2 K to simulate cooling produced by a fan. The sides of the mold compound and laminate substrate were given an h of 25 W/m 2 K to simulate indirect cooling from the fan. An h of 5 W/m 2 K was specified for the backside of the PCB. The sides of symmetry were given adiabatic boundary conditions. An h of 3 W/m 2 K was specified for the solder balls and underside of the chip to simulate natural convection. The ANSYS model solved this system as steady state.
Several models with the exact same boundary conditions were run to obtain a temperature difference of 0.05 K between the various grid sizes. This was done to increase the accuracy of the computational results of the model. The chip center was around 366 K, which represents the maximum temperature of the entire model. The chip temperature gradually decreased to 365 K toward the periphery. The mold compound encasing the chip held the heat in due to its low thermal conductivity. The solder balls temperature ranged from 362 K to 365 K. Heat transferred from the chip trough the copper vias to the solder balls, which contributed to their heating. The left corner of the mold compound was the coolest with a temperature of 359 K. This occurred because of the external top and side surfaces from which heat can be removed through forced convection. The temperature of the PCB was relatively uniform ranging from 362 K to 363 K. Overall, the largest temperature gradient throughout the package was 6 K. Figure 5 illustrates the baseline PBGA package with no thermal management. 
Jet Cooled PBGA Model
This model involved a detailed CFD calculation based on the pressure difference and geometry of the jets. The fluid boundaries outlined the flow path of the air as it traveled from the compressor to the underside of the chip eventually exiting out into the ambient environment. The pressure chamber mounted on the back of the PCB was assumed to be supplied with a constant pressure of 15.9 kPa from the compressor. The pressure at the outlets of the jets was assumed to be ambient. The initial air temperature inside the chamber was assumed to be 398 K. The fluid flow was assumed laminar due to a low Reynolds number calculation based on the jet dimensions. The solder balls were represented by cylinders of the same surface area to ensure the rigidity of the mesh. Once these parameters were established the fluid path surface boundary conditions were set.
The bottom of the chip was given a surface heat flux of 11,593 W/m 2 based on the percentage of heat that reached the bottom of the package due to chip level heating. This percentage was found from the results of the PBGA baseline model. The solder balls were given a volumetric heat load of 319,482 W/m 3 based on the geometry, number of the solder balls, and heat generation described in table 1. The chamber tube and jet walls were given an h of 3 W/m 2 K and an initial temperature of 398 K. The top of the PCB was given an h of 5 W/m 2 K and an initial temperature of 298K. Fluent calculated an air velocity of 6 m/s on the underside of the chip. This value was expected to be higher then that of the flip chip model due to a less number of jets. The same exit velocity calculated from equation 2 was divided by 64 jets in an attempt to validate the exit velocity found with Fluent. The resulting velocity was 2.5 m/s. The analytical result under predicted the exit velocity by more then a half. Fluent was run again with a finer mesh to ensure the predicted exit velocity was accurate. The two results based on the different mesh sizes were within a 0.5 m/s of each other. The model was run once again assuming the air flow was turbulent. The calculated velocity remained around 6 m/s. The assumption of dividing the exit velocity of one jet by the number of jets in an array gives a very conservative result. The velocity calculated by Fluent was used in the model. Figure 6 shows the fluid path and boundaries of the model. The boundary conditions calculated in Fluent were used in ANSYS to simulate jet impingement cooling on the underside of the chip and solder bumps. Convective heat transfer coefficients were set to 130 W/m 2 K and 55 W/m 2 K on the underside of the package and solder balls respectively. The low h values were chosen to produce a conservative model. The remainder of the boundary conditions and heat loads remained the same as in the PBGA baseline model. The ANSYS model solved this system as steady state.
The model showed a drastic reduction in temperature in both the chip and solder balls. Jet impingement cooling reduced the maximum temperature by 50 K over the PBGA baseline model. The maximum temperature of the chip was 316 K. The maximum temperature of the solder balls was 315 K. The solder balls and thermal vias provided a great path for heat transfer. According to the model, direct cooling of the interconnects can significantly reduce the temperature of both the solder balls and chip. The temperature throughout the entire package ranged from 313 K to 316 K, which reduced the thermal gradient from 6 K to 3 K. Figure 7 shows the temperature profile of the PBGA package with thermal management.
Figure 7:
The PBGA package with jet impingement thermal management.
The models did not take into account several physical factors. Some of these factors include radiation heat transfer, material properties changing with temperature, unevenly spaced heat loads, and variations in environmental conditions. The models, however, do illustrate the idea of directly cooling the interconnects of packaged chips. They show that heat can be removed from the chip through the thermal paths provided by the copper vias and solder balls. These models are a stepping stone for future experimental work, which will truly validate direct cooling of the interconnects.
Future Experimental Work
Three experiments are planned to test the effectiveness of jet impingement cooling. The first experiment will test how effectively jet impingement cools both the solder balls and chip of a PBGA package. This experiment will be used to valid date the PBGA model described above. The second experiment will test how directly cooling the solder balls can reduce signal degradation. As the solder ball heats up, the resistance changes which can significantly degrade the I/O signals. This second experiment will illustrate how cooling the solder balls can increase the electrical reliability of the chip. The third experiment looks at the effects of cooling and electromigration.
A custom made PCB will be designed and fabricated for powering and providing connections to take measurements from the PBGA. Micro jets can be easily implemented into a PCB design without compromising the I/O and electrical leads powering the chip. The jets are made by making small through holes in the PCB by means of a mechanical or laser drill. Mechanical drills are limited to.250 mm size holes, while a laser drill can make holes around 0.125 mm in diameter. The PCB will contain several jet impingement geometries, varying both the hole diameter and location. It will also contain pin connectors for attaching the power and data acquisition leads.
A daisy-chained PBGA package test die will be used to simulate the high power electronic component. The PBGA selected is 17x17x1.16 mm with a pitch of 1 mm and has 256 I/Os which makes 128 daisy-chained pairs. A commercially available resistive heater and thin film temperature sensor will be embedded into the PBGA. A current source meter will supply current to the PCB, which will direct it through the solder ball, across the daisy chain, and back down into the PCB traveling through the entire daisy-chained solder ball pairs. The PCB and PBGA will form a series circuit when connected to together. This circuit will provide the Joule heating in the solder balls. The only solder balls that will not be included in this circuit are the ones used for the chip level heating and temperature measurements.
Several micro-sized K-type thermocouples will be evenly distributed onto several bond pads on the PCB. The thermocouples will be incorporated into the solder balls during the reflow process of attaching the PBGA to the PCB. An aluminum pressure chamber will be mounted with a high strength, high temperature epoxy on the backside of the PCB, which is connected directly to a small compressor through a plastic tube.
The commercially available compressor (44.2x20.3x32.3 mm) will supply 15.8 kPa of pressure and be used in the first two experiments.
Once the daisy-chained PBGA test dies are mounted to the PCB, the aluminum chamber, and compressor are in place the experiment will be ready to commence. This experimental setup will be useful to validate the model, test the effectiveness of cooling the solder balls under high current loads, and eventually for studying the effects of direct cooling and electromigration. Will reducing the temperature of the solder ball, thereby reducing the growth and propagations of voids and micro cracks caused by CTE mismatches and thermomigration, reduce the effects of electromigration? Figure 8 is a conceptual illustration of the first experimental setup.
Once jet impingement is shown to reduce the temperature of the solder balls, it will be used study the effects of signal degradation. An FPGA chip will be mounted with a resistive heater in order to simulate the heat generated in future systems. A PCB has been developed to test various logic functions of the FPGA. A simple inverter circuit, which takes a signal and inverts it, will be used for this experiment. A wave generator will send a sine wave to the FPGA and a oscilloscope will be used to measure the quality of the inverted signal. No thermal management will be used in the first run of the experiment to establish baseline data. Next, jet impingement will be used to cool the solder balls. The signal outputted when using jet impingement should be a higher quality then that of no thermal management.
The final experiment will test how temperature affects electromigration. Fundamentally, electromigration is caused by large current densities and is not directly linked to heat. Heat may however, increase the effects of electromigration by increasing the resistance of the solder balls. Also, Joule heating can increase void propagation and growth, which will bottle neck the current flow and increase current density. Rejecting some the heat from the solder balls may help prevent electromigration. The PCB designed for the first experiment will be used to provide the current needed to start electromigration. The solder balls will be observed under a x-ray and sonoscan machine to view the location and size of voids inherent during the initial reflow process. Also, the initial resistance through the solder balls will be recorded. Once all the initial parameters are set, current will be supplied through the solder balls of the PBGA test package at room temperature. After 100 hours, the solder balls will be observed once again to record any void growth or propagation. The resistance will also be measured and should be significantly higher due to electromigration. Next, the same experimental procedure will be done on a PBGA test package in an elevated temperature environment. If electromigration is temperature sensitive then there should be a greater solder ball degradation when compared to the results of the experiment done at room temperature.
These experiments will show the importance of directly cooling the solder balls. They will also address several reliability concerns for future electronic chips. The model will be adjusted to fit the experimental data and then can be used to parameterize other package and solder joint geometries.
Experimental Difficulties
One of the key parameters in these experiments is measuring the temperature of the solder ball. Two problems arise when implementing a thermocouple into the solder ball. The first is how much heat is conducted away from the solder ball by the thermocouple. The solder balls are around 0.6 mm in diameter and the thermocouples are around 0.140 mm in diameter.
The temperature measurements may not be completely accurate due to their relative size. The second problem is how the current flowing through the solder ball with a thermocouple will affect the temperature measurement. This will more then likely add more error to the thermocouple and data acquisition system. These two problems will need to be addressed before useful data can be acquired.
Another concern is how accurate the thin film RTD measurement will be embedded in the PBGA test package. A resistive heater, bare silicon die, and temperature sensor will be contained in the package. The addition of the resistive heater and temperature sensor create additional heat conduction paths, which will alter the bare silicon chip temperature. Also, it changed the proportions of material in the PBGA package, which can alter the overall package temperature profile.
If these temperature measurement issues are unavoidable, however, they can still be useful in determining the effectiveness of jet impingement cooling. The temperature measurements may not be completely accurate, but the temperature differences between using and not using thermal management will be valid. If the temperatures are reduced both in the solder balls and the bare silicon chip, jet impingement is a suitable tool for cooling.
Conclusions
The initial modeling work shows a significant reduction in temperature for a bare silicon flip chip FPGA. Direct cooling of the solder balls and chip underside reduced the maximum temperature of the chip by 26 K. Jet impingement is not a practical solution for this type of connection because underfill is almost always used between the chip and PCB to counter CTE mismatch. It does show the significance of applying thermal management to the solder balls. Improving the thermal conductivity of the underfill material may be a solution for cooling the interconnects of flip chips.
Removing heat from packaged chips is difficult due to the poor package thermal conductivity.
Dense BGA interconnects provide a thermally conductive path to the chip through thermal vias and electrical leads, which can be utilized for cooling. The PBGA modeling illustrated the effects of cooling the solder balls of packaged chips. The maximum temperature was decreased by 50 K over the baseline model. This drastic reduction in temperature will greatly increase the reliability of the electronic chip and will increase its operational lifetime.
To verify if cooling the solder balls and underside of the chip is effective, experimentation is necessary. The simplified models presented here provide a means to assess the effectiveness of this technique. If the experimental results are anywhere near the results of the model, then this type of cooling will be important in future packaged electronic chips. Figure 9 compares the baseline model predictions with the thermal management model predictions for both the flip chip and PBGA architectures.
Jet impingement is one of many solutions to cooling the interconnects. Eventually, air will not be able to effectively cool future packaged chips because of its limited heat transfer properties. Possibly a dielectric fluid may be implemented instead of air to increase heat transfer. Whether liquid or air is used as the heat transfer fluid, directly cooling the interconnects has been shown through modeling to be an effective solution for reducing the temperatures in flip chip and packaged chip architectures. 
